fpga_labs

Log | Files | Refs | README | LICENSE

alchitry_platinum_v2_first_batch_with_io_v2.xdc (1208B)


      1 # LEDs
      2 set_property -dict { PACKAGE_PIN P19 IOSTANDARD LVCMOS33 } [get_ports {led0}]
      3 set_property -dict { PACKAGE_PIN P20 IOSTANDARD LVCMOS33 } [get_ports {led1}]
      4 set_property -dict { PACKAGE_PIN T21 IOSTANDARD LVCMOS33 } [get_ports {led2}]
      5 set_property -dict { PACKAGE_PIN R19 IOSTANDARD LVCMOS33 } [get_ports {led3}]
      6 set_property -dict { PACKAGE_PIN V22 IOSTANDARD LVCMOS33 } [get_ports {led4}]
      7 set_property -dict { PACKAGE_PIN U21 IOSTANDARD LVCMOS33 } [get_ports {led5}]
      8 set_property -dict { PACKAGE_PIN T20 IOSTANDARD LVCMOS33 } [get_ports {led6}]
      9 set_property -dict { PACKAGE_PIN W20 IOSTANDARD LVCMOS33 } [get_ports {led7}]
     10 
     11 # BUTTONs
     12 set_property -dict { PACKAGE_PIN E2 IOSTANDARD LVCMOS33 } [get_ports {io_btn0}]
     13 set_property -dict { PACKAGE_PIN D2 IOSTANDARD LVCMOS33 } [get_ports {io_btn1}]
     14 set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports {io_btn2}]
     15 set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {io_btn3}]
     16 set_property -dict { PACKAGE_PIN L4 IOSTANDARD LVCMOS33 } [get_ports {io_btn4}]
     17 
     18 # PERIPHERALs
     19 set_property PACKAGE_PIN W19 [get_ports {clk}]
     20 set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
     21 create_clock -name clk -period 10.0 [get_ports {clk}]