fpga_labs

Log | Files | Refs | README | LICENSE

top.vhd (1191B)


      1 ----------------------------------------------------------------------------------
      2 -- Company: 
      3 -- Engineer: 
      4 -- 
      5 -- Create Date: 17.09.2025 00:21:41
      6 -- Design Name: 
      7 -- Module Name: top - Behavioral
      8 -- Project Name: 
      9 -- Target Devices: 
     10 -- Tool Versions: 
     11 -- Description: 
     12 -- 
     13 -- Dependencies: 
     14 -- 
     15 -- Revision:
     16 -- Revision 0.01 - File Created
     17 -- Additional Comments:
     18 -- 
     19 ----------------------------------------------------------------------------------
     20 
     21 
     22 library IEEE;
     23 use IEEE.STD_LOGIC_1164.ALL;
     24 
     25 entity top is
     26     Port (
     27         led0 : out std_logic;
     28         led1 : out std_logic;
     29         led2 : out std_logic;
     30         led3 : out std_logic;
     31         led4 : out std_logic;
     32         led5 : out std_logic;
     33         led6 : out std_logic;
     34         led7 : out std_logic;
     35         io_btn0 : in std_logic;
     36         io_btn1 : in std_logic;
     37         io_btn2 : in std_logic;
     38         io_btn3 : in std_logic;
     39         io_btn4 : in std_logic
     40     );
     41 end top;
     42 
     43 architecture Behavioral of top is
     44 begin
     45 
     46     led0 <= io_btn0;
     47     led1 <= io_btn1;
     48     led2 <= io_btn2;
     49     led3 <= io_btn3;
     50     led4 <= io_btn4;
     51     led5 <= io_btn0 and io_btn3;
     52     led6 <= io_btn0 or io_btn3;
     53     led7 <= '1';
     54     
     55 end Behavioral;