fpga_labs

Log | Files | Refs | README | LICENSE

commit b818c9f9647d5d0b97037d7c99fc509625a90b51
parent b9eb8a130a03a3cbbd767951f9a335a7dd92351e
Author: William Lindholm <william_lindholm@outlook.com>
Date:   Wed, 17 Sep 2025 22:54:00 +0200

Added connections for all IO buttons

Diffstat:
Mbuttons_to_leds/buttons_to_leds.srcs/constrs_1/new/button_led_constraints.xdc | 8++++++--
Mbuttons_to_leds/buttons_to_leds.srcs/sources_1/new/top.vhd | 14+++++++++-----
2 files changed, 15 insertions(+), 7 deletions(-)

diff --git a/buttons_to_leds/buttons_to_leds.srcs/constrs_1/new/button_led_constraints.xdc b/buttons_to_leds/buttons_to_leds.srcs/constrs_1/new/button_led_constraints.xdc @@ -9,4 +9,8 @@ set_property -dict { PACKAGE_PIN T20 IOSTANDARD LVCMOS33 } [get_ports {led6}] set_property -dict { PACKAGE_PIN W20 IOSTANDARD LVCMOS33 } [get_ports {led7}] # BUTTONs -set_property -dict { PACKAGE_PIN E2 IOSTANDARD LVCMOS33 } [get_ports {io_btn0}] -\ No newline at end of file +set_property -dict { PACKAGE_PIN E2 IOSTANDARD LVCMOS33 } [get_ports {io_btn0}] +set_property -dict { PACKAGE_PIN D2 IOSTANDARD LVCMOS33 } [get_ports {io_btn1}] +set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports {io_btn2}] +set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {io_btn3}] +set_property -dict { PACKAGE_PIN L4 IOSTANDARD LVCMOS33 } [get_ports {io_btn4}] +\ No newline at end of file diff --git a/buttons_to_leds/buttons_to_leds.srcs/sources_1/new/top.vhd b/buttons_to_leds/buttons_to_leds.srcs/sources_1/new/top.vhd @@ -32,7 +32,11 @@ entity top is led5 : out std_logic; led6 : out std_logic; led7 : out std_logic; - io_btn0 : in std_logic + io_btn0 : in std_logic; + io_btn1 : in std_logic; + io_btn2 : in std_logic; + io_btn3 : in std_logic; + io_btn4 : in std_logic ); end top; @@ -40,10 +44,10 @@ architecture Behavioral of top is begin led0 <= io_btn0; - led1 <= '1'; - led2 <= '1'; - led3 <= '1'; - led4 <= '1'; + led1 <= io_btn1; + led2 <= io_btn2; + led3 <= io_btn3; + led4 <= io_btn4; led5 <= '1'; led6 <= '1'; led7 <= '1';